

09/28/00
JCS29 U.S. PTO

10-2-00

A

WILLIAMS, MORGAN & AMERSON, P.C.

7676 HILLMONT, SUITE 250, HOUSTON, TX 77040
(713) 934-7000 FAX (713) 934-7011

Danny L. Williams
Terry D. Morgan
J. Mike Amerson
Kenneth D. Goodman
Barbara S. Kitchell, Ph.D.
Jeffrey A. Pyle
Randall C. Furlong, Ph.D.

Scott F. Diring*
George J. Oehling*
Shelley P.M. Fussey, Ph.D.
Mark D. Moore, Ph.D.*
Carolanne M. King*
Louis H. Iselin, Ph.D.*
Raymund F. Eich, Ph.D.*

*Patent Agent


09/28/00
JCS29 U.S. PTO

Writer's Direct Dial
(713) 934-4055

File: 2000.032200

September 28, 2000

BOX PATENT APPLICATION
Assistant Commissioner for Patents
Washington, DC 20231

EXPRESS MAIL RECEIPT	
NUMBER: <u>EL522495050US</u>	
DATE OF DEPOSIT: <u>SEPTEMBER 28, 2000</u>	
I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, DC 20231.	
 _____ Signature	

RE: *U.S. Patent Application Entitled: METHOD OF FORMING A GATE ELECTRODE ON A SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING SAME – William R. Roche, David Donggang Wu, Massud Aminpur and Scott D. Luning (2000.032200/TT3634)*

Sir:

Transmitted herewith for filing are:

- (1) 19-page patent specification with 31 claims and an abstract (also Figures 1-5 on 3 sheets);
- (2) Declarations;
- (3) Powers of Attorney; and
- (4) Assignments and Assignment Cover Sheet.

All correspondence, notices, official letters and other communications should be directed to J. Mike Amerson, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, TX 77040, and all telephone calls should be directed to J. Mike Amerson at (713) 934-4055.

The Assistant Commissioner is authorized to deduct the amount of the total filing fee (listed below) from Advanced Micro Devices, Inc. Deposit Account No. 01-0365/TT3634.

WILLIAMS, MORGAN & AMERSON, P.C.

Assistant Commissioner for Patents
September 28, 2000
Page 2

FILING FEE CALCULATION

FOR		Small Entity	Large Entity
Total Claims	31 - 20 = 11	x \$9 = \$	or x \$18 = \$ 198.00
Independent Claims	4 - 3 = 1	x \$39 = \$	or x \$78 = \$ 78.00
Multiple Dependent Claim(s)		+ \$130 = \$	or + \$260 = \$ 0.00
Basic Fee:		+ \$345 = \$	or + \$690 = \$ 690.00
Assignment Recording Fee:	(\$40 per assignee)	+ = \$	+ = \$ 40.00
TOTAL FILING FEES		\$ <u>0.00</u>	\$1,006.00

Pursuant to 37 C.F.R. § 1.10 the Applicants request the Patent and Trademark Office to accept this application and accord a serial number and filing date as of the date this application is deposited with the U.S. Postal Service for Express Mail.

Please date stamp and return the enclosed postcards to evidence receipt of these materials.

Respectfully submitted,



J. Mike Amerson
Reg. No. 35,426
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, TX 77040
(713) 934-4055

Attorneys for Applicants

JMA/mp
Enclosures
cc: Ms. Samantha Cardona (w/enc.)

Application for United States Letters Patent
for

**METHOD OF FORMING A GATE ELECTRODE ON A
SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING
SAME**

by

**William R. Roche
David Donggang Wu
Massud Aminpur
Scott D. Luning**

EXPRESS MAIL MAILING LABEL	
NUMBER <u>E1522495050US</u>	
DATE OF DEPOSIT <u>Sept. 28, 2000</u>	
<p>I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.</p> <p><u>Kathy Alano</u> _____ Signature</p>	

METHOD OF FORMING A GATE ELECTRODE ON A SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING SAME

5

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION

This invention relates generally to semiconductor fabrication technology, and, more particularly, to a method of forming a gate electrode on a semiconductor device and a device incorporating same.

10

2. DESCRIPTION OF THE RELATED ART

There is a constant drive within the semiconductor industry to increase the operating speed of integrated circuit devices, *e.g.*, microprocessors, memory devices, and the like. This drive is fueled by consumer demands for computers and electronic devices that operate at increasingly greater speeds. This demand for increased speed has resulted in a continual reduction in the size of semiconductor devices, *e.g.*, transistors. That is, many components of a typical field effect transistor (FET), *e.g.*, channel length, junction depths, gate dielectric thickness, and the like, are reduced. For example, all other things being equal, the smaller the channel length of the transistor, the faster the transistor will operate. Thus, there is a constant drive to reduce the size, or scale, of the components of a typical transistor to increase the overall speed of the transistor, as well as integrated circuit devices incorporating such transistors. Additionally, reducing the size, or scale, of the components of a typical transistor also increases the density, and number, of the transistors that can be produced on a given amount of wafer real estate, lowering the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.

20

25

5

However, reducing the channel length of a transistor also increases “short-channel” effects, almost by definition, as well as “edge effects” that are relatively unimportant in long channel transistors. Short-channel effects include, among other things, an increased drain-source leakage current when the transistor is supposed to be switched “off.” This leakage is believed to be due to an enlarged depletion region relative to the shorter channel length. One of the edge effects that may influence transistor performance is known as Miller capacitance. The Miller capacitance is an overlap capacitance that arises because the conductive gate electrode almost invariably overlaps with a conductive portion of either the more heavily-doped source/drain regions or the less heavily-doped source/drain extension regions, if present, of a conventional transistor.

10
15
20
25

20

As shown in Figure 1, for example, a conventional transistor 10 may be formed on a semiconducting substrate 12, such as doped silicon. The transistor 10 is comprised of a gate electrode 16 formed above a gate oxide 14 that is formed above the surface 13 of the semiconducting substrate 12. The gate electrode 16 and the gate oxide 14 may be separated from doped source/drain regions 18 of the transistor 10 by dielectric spacers 20. The dielectric spacers 20 may be formed above doped source/drain extension regions 19. As shown in Figure 1, shallow trench isolation regions 25 may be provided to isolate the transistor 10 electrically from neighboring semiconductor devices, such as other transistors (not shown).

25

The extension regions 19 are typically provided to reduce the magnitude of the maximum channel electric field found close to the source/drain regions 18 of the transistor 10, and, thereby, to reduce the associated hot-carrier effects. The lower (or lighter) doping of the extension regions 19, relative to the doping of source/drain regions 18 of the

transistor 10, one typically lower or lighter by at least a factor of two or three, which reduces the magnitude of the maximum channel electric field found close to the doped source/drain regions 18 of the transistor 10, but increases the source-to-drain resistances of the extension regions 19.

5

As shown in Figure 1, typically there are overlap regions where the edges 21 of the gate electrode 16 overlap with the edges 23 of the extension regions 19. The typical amount of overlap may be about 200 Å, for example. These overlap regions of the drain region and the gate electrode give rise to the Miller capacitance. As the overall dimensions of the transistor 10 are reduced, the Miller capacitance becomes a more dominant factor, particularly affecting the switching speed of the transistor 10. For example, when the transistor 10 is in an “off” state, there may be some residual charge stored in the overlap regions primarily due to the Miller capacitance. This “Miller charge” must be discharged before the transistor 10 may be switched from the “off” state to an “on” state, slowing down the switching speed. Similarly, the Miller capacitance in the overlap regions must be charged up again with the “Miller charge” after the transistor 10 is switched from the “on” state to the “off” state, further slowing down the switching speed.

10
11
12
13
14
15
16
17
18
19

20 The present invention is directed to a method and device that solves or at least reduces

some or all of the aforementioned problems.

SUMMARY OF THE INVENTION

The present invention is directed to a semiconductor device having a novel gate electrode structure, and a method of making such a device. In one illustrative embodiment, the 25 method comprises forming a gate dielectric layer above a semiconducting substrate and

forming a gate electrode layer above the gate dielectric layer. The method further comprises implanting dopant atoms into the gate electrode layer to define a layer of dopant material in the gate electrode layer, and patterning at least the gate electrode layer to define a gate electrode comprised of a plurality of sidewalls that have a recess formed therein.

5

In one illustrative embodiment, the present invention is directed to a device comprising a gate dielectric positioned above a semiconducting substrate, a gate electrode positioned above the gate dielectric, the gate electrode having a plurality of sidewalls having a recess formed therein, and a plurality of source/drain regions formed in the substrate.

10
12
13
14
15
16
17
18
19
20

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

Figure 1 is a cross-sectional view of an illustrative prior art transistor;

Figure 2 is a cross-sectional view of a partially formed transistor;

20 Figure 3 is the device of Figure 2 after an implantation process has been performed;

Figure 4 is a cross-sectional view of the device depicted in Figure 3 after a patterning operation has been performed; and

Figure 5 is a cross-sectional view of the device shown in Figure 4 after additional processing operations have been performed.

5 While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

0
10
20
30
40
50
60
70
80
90
100

DETAILED DESCRIPTION OF THE INVENTION

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

20

25 The present invention will now be described with reference to Figures 2-5. Although the various regions and structures of a semiconductor device are depicted in the drawings as having very precise, sharp configurations and profiles, those skilled in the art recognize that, in reality, these regions and structures are not as precise as indicated in the drawings. Additionally, the relative sizes of the various features depicted in the drawings may be exagger-

ated or reduced as compared to the size of those feature sizes on fabricated devices. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present invention.

5

In general, the present invention is directed to a method of forming a gate electrode on a semiconductor device and to a device incorporating same. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of technologies, *e.g.*, NMOS, PMOS, CMOS, etc., is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc.

10
15
20
25

20

As shown in Figure 2, a partially formed transistor 43 is comprised of a gate dielectric layer 40 formed above a surface 41 of a semiconducting substrate 42, and a gate electrode layer 44 formed above the gate dielectric layer 40. The various process layers depicted in Figure 2 may be formed by a variety of known techniques, *e.g.*, thermal growth, chemical vapor deposition (“CVD”), plasma enhanced chemical vapor deposition (“PECVD”), physical vapor deposition (“PVD”), sputtering, etc. Moreover, the various process layers depicted in Figure 2 may be formed from a variety of materials. Thus, the particular materials of construction, as well as the techniques for forming the process layers depicted in Figure 2, should not be considered a limitation of the present invention unless specifically recited in the appended claims.

25

For example, the semiconducting substrate 42 may be comprised of silicon or other semiconducting materials. The gate dielectric layer 40 may be comprised of a variety of materials, such as silicon dioxide, silicon oxynitride, a silicon dioxide/silicon nitride stack,

etc. In one illustrative embodiment, the gate dielectric layer 40 is comprised of a thermally grown layer of silicon dioxide having a thickness ranging from approximately 15-30 Å.

5 The gate electrode layer 44 may also be comprised of a variety of materials, and it may be formed by a variety of techniques. For example, the gate electrode layer 44 may be comprised of polycrystalline silicon (polysilicon) or amorphous silicon. In one illustrative embodiment, the gate electrode layer 44 is comprised of a deposited layer of polysilicon having a thickness ranging from approximately 1800-5000 Å.

10 Next, as shown in Figure 3, the partially formed transistor 43 is subjected to an ion implantation process, as indicated by arrows 46, to form a layer of dopant material 48. Dopants, such as boron, phosphorous, arsenic, nitrogen, antimony, indium, etc. may be used to form the layer of dopant material 48. For example, for NMOS technology, the dopant used to form the layer of dopant material 48 may be arsenic or phosphorous. For PMOS devices, boron may be used.

15 The energy level and concentration of dopant atoms will vary depending upon the dopant selected to form the layer of dopant material 48 and the desired depth of the implant. In general, the concentration of dopant atoms will range from approximately 5×10^{14} –
20 5×10^{15} atoms per square centimeter. In one illustrative embodiment where the dopant is arsenic, the concentration may vary between 9×10^{14} – 4×10^{15} atoms/cm².

25 The depth of the layer of dopant material 48 may be varied as a matter of design choice. In general, the layer of dopant material 48 should not be placed so deep that the implanted dopant material may adversely impact the integrity or ability of the gate dielectric

layer 40 to perform its intended functions, or to otherwise negatively impact transistor performance. Depending on the particular dopants selected to form the layer of dopant material 48, the distribution or spread of the dopant atoms will vary. For example, all other things being equal, arsenic will have a distribution that is greater than that of phosphorous. 5 Thus, the particular energy used during the ion implantation process will vary depending upon the particular application under consideration. In one illustrative example where arsenic is implanted into a gate electrode comprised of polysilicon, the implant process may be performed at an energy level ranging from approximately 20-50 keV.

10 In general, the majority of the layer of dopant material 48 should be positioned slightly above the gate dielectric layer 40. Note that in the illustrated situation depicted in Figure 3, a region 47 of the gate electrode layer 44 is positioned between the layer of dopant material 48 and the gate dielectric layer 40. In practice, the precise boundaries of the region 47, if it exists, will be difficult to define, and it will vary from location to location across the area of the gate electrode layer 44. This is due in part to the nature of the ion implantation process as well as subsequent heating operations that may be performed on the device, which may tend to cause the implanted dopant materials to move.

15

20 Nevertheless, the layer of dopant material 48 should be positioned relatively close to the gate dielectric layer 40. Thus, in one illustrative embodiment of the present invention, the region 47 of the gate electrode layer 44 may have a thickness ranging from approximately 50-500 Å. Of course, as stated above, depending upon the particular application and the particular process flow under consideration, the region 47, if it exists at all, may become vanishingly thin, and it may not be uniform across the surface of the gate dielectric layer 40.

25

SCANNED, #
15

Next, as shown in Figure 4, the gate electrode layer 44 and the gate dielectric layer 40 are patterned to define a gate stack 50 comprised of a gate electrode 44A having sides 52 and a gate dielectric layer 40A. This patterning may be accomplished using known photolithography and etching techniques. For example, the etch process may involve an anisotropic plasma etching process. Note that, although it is depicted in Figure 4 that both the gate electrode layer 44 and gate dielectric layer 40 are removed, that is not necessarily required. For example, portions of the gate dielectric layer 40 extending beyond the sides 52 of the gate electrode 44A may be removed, if at all, in subsequent processing operations.

As seen in Figure 4, using the present invention, a recessed region 54 is formed in the sides 52 of the gate electrode 44A. This occurs because the etch rate of, for example, polysilicon, is a function of the dopant atoms present in the layer of polysilicon. Thus, by forming the layer of dopant material 48, the portion of the gate electrode 44A having the higher concentration of dopant atoms will etch at a faster rate than other portions of the gate electrode 44. This results in the gate electrode 44A having the recess 54 formed in the sides 52 of the gate electrode 44A. These recesses 54 may extend for the entire width of the gate electrode 44A, *i.e.*, extend into the drawing page, that is in the active region of the device.

The precise size and configuration of the recess 54 will vary depending on a variety of factors, such as the type of dopant atoms implanted, the distribution of the dopant atoms, etc. In general, as an approximation, the recesses 54 may have a shape that roughly corresponds to the concentration profile of the dopant atoms in the layer of dopant material 48, although it may not appear as smooth and precise as the recess 54 depicted in Figure 5. The wider the distribution profile of the dopant atoms, the wider (in the vertical direction) will be the recess 54. Similarly, the narrower the distribution profile, the narrower (in the vertical direction)

will be the recess 54. Additionally, the peak depth of the recesses 54, as indicated by region 55, may vary between approximately 100-300 Å, and the width of the recesses 54, as defined between points 57 and 59, may vary between approximately 500-1000 Å.

5

Next, additional processing operations are performed to complete the formation of the transistor 43. For example, as shown in Figure 5, sidewall spacers 56 are formed adjacent the gate stack 50 and the source/drain regions 58 are formed in the substrate 42.

5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200

The present invention may be used to produce a structure that will assist in reducing the Miller capacitance associated with the device and thereby improve device performance. That is, through use of the present invention, the amount and extent of the overlap between the gate electrode 44A and the source/drain region 58 may be reduced, thereby reducing the Miller capacitance, which may improve device performance.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

CLAIMS

WHAT IS CLAIMED:

1. A method, comprising:

5 forming a gate dielectric layer above a semiconducting substrate;

forming a gate electrode layer above said gate dielectric layer;

implanting dopant atoms into said gate electrode layer to define a layer of dopant
material in said gate electrode layer; and

patterning at least said gate electrode layer to define a gate electrode comprised of a
10 plurality of sidewalls, said sidewalls having a recess formed therein.

2. The method of claim 1, wherein forming a gate dielectric layer above a
semiconducting substrate comprises forming a gate dielectric layer comprised of at least one
15 of silicon dioxide and silicon oxynitride above a semiconducting substrate.

3. The method of claim 1, wherein forming a gate dielectric layer above a semi-
conducting substrate comprises thermally growing a gate dielectric layer comprised of silicon
20 dioxide above a semiconducting substrate.

4. The method of claim 1, wherein forming a gate electrode layer above said gate
dielectric layer comprises depositing a gate electrode layer above said gate dielectric layer.

25 5. The method of claim 1, wherein forming a gate electrode layer above said gate
dielectric layer comprises forming a gate electrode layer comprised of at least one of polysili-
con and amorphous silicon above said gate dielectric layer.

5

6. The method of claim 1, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms comprised of at least one of boron, phosphorous, arsenic, nitrogen, antimony, and indium into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95

7. The method of claim 1, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, said layer of dopant material being completely separate from said layer of dielectric material.

8. The method of claim 1, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, said layer of dopant material defining a region of said gate electrode layer that is positioned between said layer of dopant material and said gate electrode.

20

9. The method of claim 1, wherein, implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, at least a portion of said layer of dopant material being in contact with said gate dielectric layer.

25

5

10. The method of claim 1, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms at a concentration ranging from approximately $5 \times 10^{14} - 5 \times 10^{15}$ atoms/cm² into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

11. The method of claim 1, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms at an energy level ranging from approximately 20-500 keV into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

12. The method of claim 1, wherein patterning at least said gate electrode layer to define a gate electrode comprised of a plurality of sidewalls, said sidewalls having a recess formed therein, comprises etching at least said gate electrode layer to define a gate electrode comprised of a plurality of sidewalls, said sidewalls having a recess formed therein.

20

13. The method of claim 1, wherein patterning at least said gate electrode layer to define a gate electrode comprised of a plurality of sidewalls, said sidewalls having a recess formed therein, comprises performing an anisotropic etching process to pattern at least said gate electrode layer to define a gate electrode comprised of a plurality of sidewalls, said sidewalls having a recess formed therein.

14. A method, comprising:

25

thermally growing a gate dielectric layer comprised of silicon dioxide above a semiconducting substrate;

depositing a gate electrode layer comprised of polysilicon above said gate dielectric layer;

implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer; and

5 performing an anisotropic etching process to pattern at least said gate electrode layer to define a gate electrode comprised of a plurality of sidewalls, said sidewalls having a recess formed therein.

10 15. The method of claim 14, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms comprised of at least one of boron, phosphorous, arsenic, nitrogen, antimony, and indium into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

15 20 25 16. The method of claim 14, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, said layer of dopant material being completely separate from said layer of dielectric material.

20 25 17. The method of claim 14, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, said layer of dopant material defining a region of said gate electrode layer that is positioned between said layer of dopant material and said gate electrode.

18. The method of claim 14, wherein, implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer, at least a portion of said layer of dopant material being in contact with said gate dielectric layer.

19. The method of claim 14, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms at a concentration ranging from approximately $5 \times 10^{14} - 5 \times 10^{15}$ atoms/cm² into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

20. The method of claim 14, wherein implanting dopant atoms into said gate electrode layer to define a layer of dopant material in said gate electrode layer comprises implanting dopant atoms at an energy level ranging from approximately 20-50 keV into said gate electrode layer to define a layer of dopant material in said gate electrode layer.

21. A device, comprising:
20 a gate dielectric positioned above a semiconducting substrate;
a gate electrode positioned above said gate dielectric, said gate electrode comprised of a plurality of sidewalls, each of said sidewalls having a recess formed therein;
and
a plurality of source/drain regions formed in said substrate.

22. The device of claim 21, wherein said gate dielectric is comprised of at least one of silicon dioxide and silicon oxynitride.

23. The device of claim 21, wherein said gate electrode is comprised of at least 5 one of polysilicon and amorphous silicon.

24. The device of claim 21, wherein said recesses have a shape that approximately corresponds to a concentration profile of a dopant material implanted into said gate electrode.

25. The device of claim 21, wherein each of said recesses has a peak depth that ranges between approximately 100-300 Å.

26. The device of claim 21, wherein said recesses have a width that ranges from approximately 500-1000 Å.

27. The device of claim 21, wherein said gate electrode has a width, and said recesses extend along at least a portion of the width of said gate electrode.

28. A device, comprising:

20 a gate dielectric comprised of silicon dioxide positioned above a semiconducting substrate;

a gate electrode comprised of polysilicon positioned above said gate dielectric, said gate electrode having a width and being further comprised of a plurality of sidewalls, each of said sidewalls having a recess formed therein that extends for at least a portion of said width of said gate electrode; and

a plurality of source/drain regions formed in said substrate.

29. The device of claim 28, wherein said recesses have a shape that corresponds to a concentration profile of a dopant material implanted into said gate electrode.

5



30. The device of claim 28, wherein each of said recesses has a peak depth that ranges between approximately 100-300 Å.

31. The device of claim 28, wherein said recesses have a width that ranges from approximately 500-1000 Å.



ABSTRACT OF THE DISCLOSURE

The present invention is directed to a semiconductor device having a gate electrode comprised of a plurality of sidewalls, each having a recess formed therein. The present invention is also directed to a method of forming a semiconductor device. In one illustrative embodiment, the method comprises forming a layer of dopant material in a layer of polysilicon and etching the layer of polysilicon to define a gate electrode having a plurality of sidewalls, each of which have a recess formed therein.


1 / 3

**Figure 1****Figure 2**

2 / 3

**Figure 3****Figure 4**

3 / 3

**Figure 5**

DECLARATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **METHOD OF FORMING A GATE ELECTRODE ON A SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING SAME**, the Specification of which:

is attached hereto.
 was filed on _____ as Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent, United States provisional application(s), or inventor's certificate listed below and have also identified below any foreign application for patent, United States provisional application, or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIORITY APPLICATION(S)			Priority Claimed
(Number)	(Country)	(Date Filed)	Yes/No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status)

I hereby direct that all correspondence and telephone calls be addressed to J. Mike Amerson, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, Texas 77040, (713) 934-4055.

I HEREBY DECLARE THAT ALL STATEMENTS MADE OF MY OWN KNOWLEDGE ARE TRUE AND THAT ALL STATEMENTS MADE ON INFORMATION AND BELIEF ARE BELIEVED TO BE TRUE; AND FURTHER THAT THESE STATEMENTS WERE MADE WITH THE KNOWLEDGE THAT WILLFUL FALSE STATEMENTS AND THE LIKE SO MADE ARE PUNISHABLE BY FINE OR IMPRISONMENT, OR BOTH, UNDER SECTION 1001 OF TITLE 18 OF THE UNITED STATES CODE AND THAT SUCH WILLFUL FALSE STATEMENTS MAY JEOPARDIZE THE VALIDITY OF THE APPLICATION OR ANY PATENT ISSUED THEREON.

Inventor's Full Name: William R. Roche

Inventor's Signature: William R. Roche

Country of Citizenship: U.S.A. Date: 9-27-00

Residence Address: (street, number, city, state, and/or country) 15575 SW Beverly Beach Court
Beaverton, Oregon 97007

Post Office Address: (if different from above) Same as above

Inventor's Full Name: David Donggang Wu

Inventor's Signature: _____

Country of Citizenship: U.S.A. Date: _____

Residence Address: (street, number, city, state, and/or country) 12345 Almeda Trace Circle
Austin, Texas 78727

Post Office Address: (if different from above) Same as above

Inventor's Full Name: Massud Aminpur

Inventor's Signature: _____

Country of Citizenship: Germany Date: _____

Residence Address: (street, number, city, state, and/or country) Leisinger Str. 31
Dresden, Germany

Post Office Address: (if different from above) Same as above

Inventor's Full Name:	Scott D. Luning	
Inventor's Signature:		
Country of Citizenship:	U.S.A.	Date:
Residence Address: (street, number, city, state, and/or country)	1104 Mission Ridge Austin, Texas 78740	
Post Office Address: (if different from above)	Same as above	

DECLARATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **METHOD OF FORMING A GATE ELECTRODE ON A SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING SAME**, the Specification of which:

is attached hereto.
 was filed on _____ as Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent, United States provisional application(s), or inventor's certificate listed below and have also identified below any foreign application for patent, United States provisional application, or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIORITY APPLICATION(S)			Priority Claimed
(Number)	(Country)	(Date Filed)	Yes/No
(Number)	(Country)	(Date Filed)	Yes/No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status)
(Application Serial No.)	(Filing Date)	(Status)

I hereby direct that all correspondence and telephone calls be addressed to J. Mike Amerson, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, Texas 77040, (713) 934-4055.

I HEREBY DECLARE THAT ALL STATEMENTS MADE OF MY OWN KNOWLEDGE ARE TRUE AND THAT ALL STATEMENTS MADE ON INFORMATION AND BELIEF ARE BELIEVED TO BE TRUE; AND FURTHER THAT THESE STATEMENTS WERE MADE WITH THE KNOWLEDGE THAT WILLFUL FALSE STATEMENTS AND THE LIKE SO MADE ARE PUNISHABLE BY FINE OR IMPRISONMENT, OR BOTH, UNDER SECTION 1001 OF TITLE 18 OF THE UNITED STATES CODE AND THAT SUCH WILLFUL FALSE STATEMENTS MAY JEOPARDIZE THE VALIDITY OF THE APPLICATION OR ANY PATENT ISSUED THEREON.

Inventor's Full Name: William R. Roche

Inventor's Signature:


Country of Citizenship: U.S.A. Date:

Residence Address: (street, number, city, state, and/or country) 22 Northeast Tandem Way, Apt. 179

~~Hillsboro, Oregon 97124~~

Post Office Address: (if different from above) Same as above

Inventor's Full Name: David Donggang Wu

 Date: 7-24-04

Country of Citizenship: U.S.A. Date: 7-24-04

Residence Address: (street, number, city, state, and/or country) 42345 Almeda Trace Circle 10222 Dianella Ln.

~~Austin, Texas 78727~~ Austin, Tx 78759 DW.

Post Office Address: (if different from above) Same as above

Inventor's Full Name: Massud Aminpur

Inventor's Signature:

Country of Citizenship: Germany Date:

Residence Address: (street, number, city, state, and/or country) Leisinger Str. 31


Dresden, Germany

Post Office Address: (if different from above) Same as above

Inventor's Full Name:

Scott D. Luning

Inventor's Signature:



Country of Citizenship:

U.S.A.

Date:

3-28-00

Residence Address: (street,
number, city, state, and/or
country)

1104 Mission Ridge

Post Office Address:
(if different from above)

Austin, Texas 78740

Same as above

DECLARATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **METHOD OF FORMING A GATE ELECTRODE ON A SEMICONDUCTOR DEVICE AND A DEVICE INCORPORATING SAME**, the Specification of which:

is attached hereto.
 was filed on _____ as Application Serial No. _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent, United States provisional application(s), or inventor's certificate listed below and have also identified below any foreign application for patent, United States provisional application, or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIORITY APPLICATION(S)			Priority Claimed
(Number)	(Country)	(Date Filed)	Yes/No
(Number)	(Country)	(Date Filed)	Yes/No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, § 1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:


(Application Serial No.)	(Filing Date)	(Status)
(Application Serial No.)	(Filing Date)	(Status)

I hereby direct that all correspondence and telephone calls be addressed to J. Mike Amerson, Williams, Morgan & Amerson, P.C., 7676 Hillmont, Suite 250, Houston, Texas 77040, (713) 934-4055.

I HEREBY DECLARE THAT ALL STATEMENTS MADE OF MY OWN KNOWLEDGE ARE TRUE AND THAT ALL STATEMENTS MADE ON INFORMATION AND BELIEF ARE BELIEVED TO BE TRUE; AND FURTHER THAT THESE STATEMENTS WERE MADE WITH THE KNOWLEDGE THAT WILLFUL FALSE STATEMENTS AND THE LIKE SO MADE ARE PUNISHABLE BY FINE OR IMPRISONMENT, OR BOTH, UNDER SECTION 1001 OF TITLE 18 OF THE UNITED STATES CODE AND THAT SUCH WILLFUL FALSE STATEMENTS MAY JEOPARDIZE THE VALIDITY OF THE APPLICATION OR ANY PATENT ISSUED THEREON.

Inventor's Full Name: William R. Roche

Inventor's Signature: 


Country of Citizenship: U.S.A. Date: 

Residence Address: (street, number, city, state, and/or country) 22 Northeast Tandem Way, Apt. 179
Hillsboro, Oregon 97124

Post Office Address: (if different from above) Same as above

Inventor's Full Name: David Donggang Wu

Inventor's Signature: 

Country of Citizenship: U.S.A. Date: 

Residence Address: (street, number, city, state, and/or country) 12345 Almeda Trace Circle
Austin, Texas 78727

Post Office Address: (if different from above) Same as above

Inventor's Full Name: Massud Aminpur

Inventor's Signature: Massud Aminpur

Country of Citizenship: Germany Date: 8/4/00

Residence Address: (street, number, city, state, and/or country) Leisinger Str. 31
Dresden, Germany

Post Office Address: (if different from above) Same as above

Inventor's Full Name: Scott D. Luning

Inventor's Signature: _____

Country of Citizenship: U.S.A. Date: _____

Residence Address: (street, number, city, state, and/or country) 1104 Mission Ridge
Austin, Texas 78740

Post Office Address: (if different from above) Same as above

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: §
WILLIAM R. ROCHE §
DAVID DONGGANG WU § Examiner: Unknown
MASSUD AMINPUR §
SCOTT D. LUNING § Group Art Unit: Unknown
§
Serial No.: Unknown § Att'y Docket: 2000.032200/TT3634
§
Filed: Concurrently Herewith §
§
For: METHOD OF FORMING A GATE §
ELECTRODE ON A SEMICONDUCTOR §
DEVICE AND A DEVICE §
INCORPORATING SAME §

POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned, being the inventors named in the above-identified application, hereby revoke any previous Powers of Attorney and appoint:

Elizabeth A. Apperley, Reg. No. 36,428; Paul S. Drake, Reg. No. 33,491; Louis A. Riley, Reg. No. 39,817; Richard J. Roddy, Reg. No. 27,688; William D. Zahrt II, Reg. No. 26,070; and Harry A. Wolin, Reg. No. 32,638 of Advanced Micro Devices, Inc.; and

Danny L. Williams, Reg. No. 31,892; Terry D. Morgan, Reg. No. 31,181; J. Mike Amerson, Reg. No. 35,426; Kenneth D. Goodman, Reg. No. 30,460; Barbara S. Kitchell, Reg. No. 33,928; Jeffrey A. Pyle, Reg. No. 34,904; Randall C. Furlong, Reg. No. 35,144; Scott F. Diring, Reg. No. 35,119; George J. Oehling, Reg. No. 40,471; Shelley P.M. Fussey, Reg. No. 39,458; Mark D. Moore, Reg. No. 42,903; Carolanne M. King, Reg. No. 44,914; Louis H. Iselin, Reg. No. 42,684; and Raymund F. Eich, Reg. No. 42,508 of Williams, Morgan & Amerson, P.C.,

as its attorney or agent so long as they remain with such firms, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Please direct all communications as follows:

J. Mike Amerson
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, Texas 77040
(713) 934-4050

Signature: 
William R. Roche Date: 9/27/00

Signature: _____ Date: _____
David Donggang Wu

Signature: _____ Date: _____
Scott D. Luning

Signature: _____ Date: _____
Massud Aminpur

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: §
WILLIAM R. ROCHE §
DAVID DONGGANG WU §
MASSUD AMINPUR §
SCOTT D. LUNING §
§ Examiner: Unknown
§ Group Art Unit: Unknown
Serial No.: Unknown §
§ Att'y Docket: 2000.032200/TT3634
Filed: Concurrently Herewith §
For: METHOD OF FORMING A GATE §
ELECTRODE ON A SEMICONDUCTOR §
DEVICE AND A DEVICE §
INCORPORATING SAME §
§

POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned, being the inventors named in the above-identified application, hereby revoke any previous Powers of Attorney and appoint:

Elizabeth A. Apperley, Reg. No. 36,428; Paul S. Drake, Reg. No. 33,491; Louis A. Riley, Reg. No. 39,817; Richard J. Roddy, Reg. No. 27,688; William D. Zahrt II, Reg. No. 26,070; and Harry A. Wolin, Reg. No. 32,638 of Advanced Micro Devices, Inc.; and


Danny L. Williams, Reg. No. 31,892; Terry D. Morgan, Reg. No. 31,181; J. Mike Amerson, Reg. No. 35,426; Kenneth D. Goodman, Reg. No. 30,460; Barbara S. Kitchell, Reg. No. 33,928; Jeffrey A. Pyle, Reg. No. 34,904; Randall C. Furlong, Reg. No. 35,144; Scott F. Diring, Reg. No. 35,119; George J. Oehling, Reg. No. 40,471; Shelley P.M. Fussey, Reg. No. 39,458; Mark D. Moore, Reg. No. 42,903; Carolanne M. King, Reg. No. 44,914; Louis H. Iselin, Reg. No. 42,684; and Raymund F. Eich, Reg. No. 42,508 of Williams, Morgan & Amerson, P.C.,


as its attorney or agent so long as they remain with such firms, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Please direct all communications as follows:

J. Mike Amerson
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, Texas 77040
(713) 934-4050

Signature: _____ Date: _____
William R. Roche

Signature:  Date: 7-24-00
David Donggang Wu

Signature:  Date: 8-28-00
Scott D. Luning

Signature: _____ Date: _____
Massud Aminpur

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: §
WILLIAM R. ROCHE §
DAVID DONGGANG WU § Examiner: Unknown
MASSUD AMINPUR §
SCOTT D. LUNING § Group Art Unit: Unknown
Serial No.: Unknown §
§ Att'y Docket: 2000.032200/TT3634
Filed: Concurrently Herewith §
For: METHOD OF FORMING A GATE §
ELECTRODE ON A SEMICONDUCTOR §
DEVICE AND A DEVICE §
INCORPORATING SAME §

POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned, being the inventors named in the above-identified application, hereby revoke any previous Powers of Attorney and appoint:

Elizabeth A. Apperley, Reg. No. 36,428; Paul S. Drake, Reg. No. 33,491; Louis A. Riley, Reg. No. 39,817; Richard J. Roddy, Reg. No. 27,688; William D. Zahrt II, Reg. No. 26,070; and Harry A. Wolin, Reg. No. 32,638 of Advanced Micro Devices, Inc.; and

Danny L. Williams, Reg. No. 31,892; Terry D. Morgan, Reg. No. 31,181; J. Mike Amerson, Reg. No. 35,426; Kenneth D. Goodman, Reg. No. 30,460; Barbara S. Kitchell, Reg. No. 33,928; Jeffrey A. Pyle, Reg. No. 34,904; Randall C. Furlong, Reg. No. 35,144; Scott F. Diring, Reg. No. 35,119; George J. Oehling, Reg. No. 40,471; Shelley P.M. Fussey, Reg. No. 39,458; Mark D. Moore, Reg. No. 42,903; Carolanne M. King, Reg. No. 44,914; Louis H. Iselin, Reg. No. 42,684; and Raymund F. Eich, Reg. No. 42,508 of Williams, Morgan & Amerson, P.C.,

as its attorney or agent so long as they remain with such firms, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive any Letters Patent, and for one year after issuance of such Letters Patent to file any request for a certificate of correction that may be deemed appropriate.

Please direct all communications as follows:

J. Mike Amerson
WILLIAMS, MORGAN & AMERSON, P.C.
7676 Hillmont, Suite 250
Houston, Texas 77040
(713) 934-4050

Signature: _____
William R. Roche

Date: _____

Signature: _____
David Donggang Wu

Date: _____

Signature: _____
Scott D. Luning

Date: _____

Signature: _____
Massud Aminpur

Date: 8/7/00